مشخصات پژوهش

عنوان	A wide frequency range delay line for fast-locking and low power delay-locked-loops
نوع پژوهش	مقاله چاپ شده
کلیدواژه‌ها	Voltage controlled delay cell, Delay line, Wide frequency range, Power dissipation, Analog delay locked loop
چکیده	A voltage controlled delay cell with wide frequency range is presented in this paper. The delay-line which is resulted by connecting five series of delay cells generating a wide range of delay from 1.9 to 13.24 ns. It can be used in an analog delay locked loop. The linear characteristic of the circuit with respect to the conventional delay line structures is improved, and a better performance of noise is obtained using differential structure. This circuit is designed by ADS software and TSMC CMOS 0.18 μm technology, with supply voltage 1.8 V. By changing control voltage from 0.335 to 1.8 V in delay line, a wide range of frequency from 75.52 to 917.43 MHz will be covered. Simulation results show that the proposed delay line has power consumption of maximum 3.77 mW at frequency of 75.52 MHz. It also shows that increasing of frequency will reduce power dissipation which is the one of the main characteristics of this novel circuit. Moreover, the delay locked loop which uses these delay cells has a very high lock speed so that the maximum lock time in just five clock cycles.
پژوهشگران	مطهره استبصاری (نفر اول)، محمد جواد قهرمانپور (نفر سوم)، محمد غلامی (نفر دوم)