In this paper, a newdesign of a low-power and high-frequency phase frequency detector (PFD) is presented. Due to delay in the reset path, blind zone and dead zone, the maximum operating frequency in conventional PFDs is limited. The proposed structure uses two D flip-flops in true single-phase clock (TSPC) logic and an AND gate in gate diffusion input (GDI) logic. Using just 16 transistors in this new structure achieves lower power consumption, and a short delay in the reset path enables the PFD to work at higher frequencies. The proposed circuit is simulated in Taiwan Semiconductor (TSMC) 0.18-μm complementary metal-oxide semiconductor (CMOS) technology. The simulated reset delay time is 150 ps in which the presented PFD operates at 3.33 GHz. The power consumption is 110 μW at a frequency of 3.33 GHz. Also, a delay locked loop (DLL) using the proposed PFD is simulated to approve the correct performance of the designed circuit at maximum frequency of 3.33 GHz. The power consumption of the presented DLL is 1.68 mW at this frequency.
